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Abstract—The A64FX processor from Fujitsu, being designed
for computational simulation and machine learning applications,
has the potential for unprecedented performance in HPC systems.
In this paper, we evaluate the A64FX by benchmarking against
a range of production HPC platforms that cover a number
of processor technologies. We investigate the performance of
complex scientific applications across multiple nodes, as well
as single node and mini-kernel benchmarks. This paper finds
that the performance of the A64FX processor across our chosen
benchmarks often significantly exceeds other platforms, even
without specific application optimisations for the processor in-
struction set or hardware. However, this is not true for all
the benchmarks we have undertaken. Furthermore, the specific
configuration of applications can have an impact on the runtime
and performance experienced.
I. INTRODUCTION
There is a long history of utilisation of traditional x86
architectures from processor manufacturers such as Intel and
AMD for computational simulation and machine learning
applications. However, we are now entering a period where
there has been a significant increase in alternative processor
technologies available for a wide range of tasks. Whilst
Arm-based processors have been commonplace in the mobile
and low power market places, a new range of Arm-based
processors designs are now reaching maturity for server-
class applications; foremost amongst these are Arm based
processors from manufacturers such as Marvell (ThunderX2),
Ampere (eMAG), Huawei (Kunpeng 920), Fujitsu (A64FX)
and Amazon (Graviton, Graviton2).
Arm-based processor designs provide manufacturers and
technology companies with the ability to customise processor
architectures for specific workloads or requirements, and pro-
duce custom processors at volume and much more affordably
that was previously possible. Leading the way in this is Fujitsu
with the A64FX processor, designed in collaboration with
Riken and the Japanese research community, this processor
is heavily focused on a range of computational simulation
and machine learning applications important to the Japanese
research community.
Having recently debuted in the Fugaku supercomputer, the
current number one system on the Top500 list [1] and im-
pressively entering the list at over two times the performance
of the previous number one system, the A64FX has also
demonstrated impressive results in efficient computing, with
a Green500 rating of 16.876 GFLOPs/watts[2].
However, performance is only one aspect of a system
required to deliver a usable computing platform for varied
workloads. Operating system, batch system, compiler, and
library support are all required to provide a usable system
and to ensure applications can be easily ported to such new
hardware as well as efficiently exploit it.
In this paper we will evaluate a range of common com-
putational simulation applications on a HPC system with
A64FX processors connected with the TofuD network [3].
Our paper makes the following contributions to deepening the
understanding of the performance of novel HPC processors,
the usability of such systems, and the suitability of building a
production HPC system that is based on the Fujitsu and Arm
ecosystem:
1) We present and evaluate the multi-node performance of
scientific applications with varying performance charac-
teristics and compare it to the established Arm and x86
ecosystems.
2) We evaluate the ease of porting applications onto this
new system, compared with equivalent systems based
on other processor technologies.
3) We discuss the causes for the performance and scala-
bility results that have been observed, and based on this
we draw conclusions with regards to the maturity of this
new wave of Arm-based systems for HPC.
II. RELATED WORK
The first Arm instruction set server-class processor to be
widely available for typical HPC applications was the Thun-
derX2 processor from Marvell. The ThunderX2 processor uses
the Armv8 instruction set and has been designed specifically
for server workloads, although it did not exploit the new Arm
SVE vectorisation instruction set. The design includes eight
DDR4 memory channels to deliver measured STREAM triad
memory bandwidth in excess of 240 GB/s per dual-socket
node, significantly greater than the comparable Intel processors
available at the time. Evaluation of scientific applications on
that platform have been documented [4] [5], demonstrating
comparable performance for a range of applications when
compared to similar Intel processors. This paper extends this
work by adding the novel A64FX processor architecture, and
expanding the range of applications, as well as the systems,
benchmarked.
This paper investigates the performance of distributed mem-
ory communications (MPI), as well as scientific applications
that use MPI, on an A64FX based system, and the associated
libraries required for functionality and performance. It exploits
the on-board high-bandwidth memory (HBM) for application
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performance, the first CPU-class processor to be widely avail-
able with such memory. As such, the paper presents some
of the first results for user applications on both the A64FX
processor and exploiting HBM.
HPC platforms have long been evaluated using a wide
range of benchmarks, each targeting a different performance
aspect; popular benchmark suites include [6] [7] [8]. These
include application specific benchmarks [9], and have included
benchmarking application across multiple systems [10]. In this
paper we follow these common benchmarking approaches to
evaluate the performance of the A64FX processor against a
set of other established systems using a range of different
benchmarks.
The A64FX processor has been widely described [11] [12].
It consists of four Core Memory Groups (CMG) connected
together with an on-chip networks (a ring bus). Each CMG
has 12 cores available to the user (although a 13th core is
present, provided to run the operating system and associated
functionality), a coherent shared L2 cache (8MiB per CMG,
32MiB per processor) and a memory controller. HBM is
directly attached to the processor, with 8 GiB attached to
each CMG, providing 256GB/s of bandwidth per CMG, or
approximately 1TB/s of bandwidth for the whole processor.
III. BENCHMARKING METHODOLOGY
In order to fully evaluate the performance of the A64FX,
we execute a range of benchmarks and applications that rely
on the performance of different aspects of the architecture, i.e.
memory bandwidth, floating point performance, network per-
formance, etc., and compare our results with other production
HPC systems. Our benchmarking methodology adheres to the
following principles:
a) Reproducibility: We use process and thread pinning to
cores to ensure our results are not impacted or skewed by the
operating system’s process/thread management policies, and
are reproducible. We also list the compiler versions and flags,
as well as the libraries used, in Table II. Benchmarks are run
multiple times and any performance variation outside 5% of
the average runtime is noted in the results.
b) Applications: The benchmarks and applications cho-
sen for this investigation cover different scientific domains,
programming languages, libraries and performance character-
istics. They also represent widely used real-life applications.
As we are primarily interested in the single node, and multi-
node performance of the applications, we disabled or reduced
output I/O as much as possible to ensure the I/O characteristics
of the various systems considered are not dominating observed
performance.
c) Multi-node benchmarks: A range of node counts are
used for most benchmarks, from 1 up to 16, allowing for the
assessment and evaluation of any performance bottlenecks or
benefits caused by the network or the communication libraries.
d) Performance comparison: A64FX results are com-
pared with those from a range of different HPC systems
in order to assess the relative performance. The results are
generally compared on a per-node basis (rather than per-core
or per-process) using the same benchmark configurations.
IV. BENCHMARKING SYSTEMS
The system under evaluation, a Fujitsu system containing
A64FX processors, is compared against well-established HPC
system architectures. Details on the systems used for this
performance evaluation activity are given below, and Table
I summarises the compute node specifications.
a) A64FX: The A64FX test system has 48 compute
nodes, each with a single A64FX processor, with 48 cores
available to users, running at 2.2 GHz. The processor has
32GB of HBM, and nodes are connected with the TofuD
network.
b) ARCHER: This Cray XC30 system has 24 cores (two
Intel Xeon 2.7 GHz, 12-core E5-2697v2 processors) and 64
GB of DDR3 memory per node (128 GB on a small number
of large memory nodes). Nodes are connected by the Cray
Aries network.
c) Cirrus: This SGI ICE XA system has compute nodes
each with two 2.1 GHz, 18-core, Intel Xeon E5-2695 (Broad-
well) series processors. They have 256 GB of memory shared
between the two processors. The system has a single Mellanox
FDR Infiniband (IB) fabric.
d) EPCC NGIO: This is a Fujitsu-built system where
each node has two 24-core Intel Xeon Platinum 8260M
processors, running at 2.4GHz, with a total of 192 GB of
DDR4 Mmemory shared between the processors. The system
uses Intel’s OmniPath interconnect.
e) Fulhame: A HPE Apollo 70 cluster with dual-socket
compute nodes connected with Mellanox EDR IB using a non-
blocking fat tree topology. Each compute node consists of two
32-core Marvell ThunderX2 processors running at 2.2GHz,
and 256GB DDR4 memory.
V. BENCHMARKS
To evaluate the overall performance of the A64FX system
and place it in context with the other systems considered in
this paper we ran the HPCG benchmark across the systems
and evaluated the comparative performance.
A. HPCG
HPCG [13] (High Performance Conjugate Gradients) is a
HPC system benchmark designed to be more representative
than the traditional High Performance LINPACK (HPL[14])
as it has a more realistic resource usage pattern, closer to
full scale HPC applications. As such, HPCG performance is
influenced by memory bandwidth, floating point capability and
to some extent network performance.
For the benchmarks presented here we compiled HPCG in
MPI only mode with as many MPI processes used as there are
cores on the node. To fit into the memory on a single A64FX
node we used the following parameters for benchmark across
the systems: --nx=80 --ny=80 --nz=80 --t=3600.
For the Fulhame and EPCC NGIO systems two differ-
ent versions of the benchmark were run, the first version
TABLE I
COMPUTE NODE SPECIFICATIONS.
A64FX ARCHER Cirrus EPCC NGIO Fulhame
Processor FujitsuA64FX
Intel Xeon
E5-2697 v2
Intel Xeon
E5-2695
Intel Xeon Platinum
8260M
Marvell
ThunderX2
(SVE) (IvyBridge) (Broadwell) (Cascade Lake) (ARMv8)
Processor clock speed 2.2GHz 2.7GHz 2.1GHz 2.4GHz 2.2GHz
Cores per processor 48 12 16 24 32
Cores per node 48 24 36 48 64
Threads per core 1 1 or 2 1 or 2 1 or 2 1, 2, or 4
Vector width 512bit 256bit 256bit 512bit 128bit
Maximum node DP GFLOP/s 3379 518.4 1209.6 2662.4 1126.4
Memory per node 32GB 64GB 256GB 192GB 256GB
Memory per core 0.66GB 2.66GB 7.11GB 4GB 4GB
(unoptimised) is the standard HPCG source code, the other
(optimised) were modified versions of HPCG optimised by
Intel and Arm respectively for the target architectures used
(although still compiled with the same compiler flags). Ta-
ble III shows the HPCG performance for a single node across
the test systems.
The table demonstrates that the A64FX processor achieves
significantly higher performance (approx. 30%) than the un-
optimised HPCG source code running on the dual-socket
Cascade Lake node, whilst having the same number of cores.
It also shows that the A64FX has higher performance (approx.
10%) than the ThunderX2 node (Fulhame) whilst having
fewer cores, demonstrating the performance benefits the wider
vector units and/or high bandwidth memory provided by the
processors.
Both Intel and Arm have optimised versions of the HPCG
source code that have been altered to use specific performance
libraries or optimised versions of some of the computational
kernels in the benchmark. We also ran these optimised versions
and provide the performance for those versions in the table.
Note, both the unoptimised and optimised versions of the
benchmark on EPCC NGIO and Fulhame utilise the relevant
optimised mathematical libraries (MKL on NGIO and armpl
on Fulhame), so the performance difference exhibited by the
optimised version of the benchmark are primarily from the
changes that have been made to the computational routines.
The comparison between the optimised and unoptimised
versions of HPCG on NGIO and Fulhame demonstrate the
scope for performance improvements available. Given that we
ran an unoptimised version of HPCG on the A64FX system
there is likely to be significant scope for increasing the per-
formance through targeted code modifications on the A64FX
processor, with our comparative benchmarks suggesting 30%
performance improvements could be possible.
We also ran the same benchmark across multiple nodes to
evaluate performance once the network is required for the
calculations. Table IV shows the performance scaling up to
8 nodes using the same configuration for the benchmark as
for the single node case.
We can see from the multi-node benchmarks that the A64FX
nodes are still providing higher performance than the rest of
the systems, with the difference between A64FX and EPCC
NGIO more pronounced on multiple nodes. This demonstrates
that there is no significant overhead from the network hardware
or libraries on the A64FX as compared to the other systems,
and indeed the network may be outperforming the EPCC
NGIO system (although further in-depth analysis would be
need to verify this assertion).
VI. MINI-APPS
To enable in-depth analysis of performance of the A64FX
without requiring time consuming full application runs we
investigated a number of mini-apps. These are benchmarking
programs designed to provide representative functionality of
the core components of a larger scale applications. In this
paper we used two mini-apps, minikab, a parallel conjugate
gradient (CG) solver, and nekbone, a representative Navier-
Stokes solver (NS). The section will describe those mini-apps
and the performance experienced across systems for these
benchmarks.
A. minikab
The Mini Krylov ASiMoV Benchmark (minikab) program
is a simple parallel CG solver developed at EPCC to allow
testing of a range of parallel implementation techniques. It is
written in Fortran 2008 and parallelised using MPI, as well
as MPI with OpenMP. It supports a range of command-line
options to test the different methods that can be used when
implementing a solver:
• the type of decomposition;
• the solver algorithm;
• the communication approach;
• the serial sparse-matrix routine in plain Fortran or imple-
mented via a numerical library (such as MKL).
We tested minikab using a sparse matrix (called Bench-
mark1) that has 9,573,984 degrees of freedom and
696,096,138 non-zero elements - the matrix represents a large
structural problem.
To establish a baseline for further performance analysis,
the test case was run on a single core on EPCC NGIO and
Fulhame, in addition to the A64FX. As table V presents, on
a single core, the A64FX shows the best performance by far:
it is 7% faster than even a top of the range Intel Xeon core,
and just over 2x faster than the ThunderX2.
TABLE II
COMPILERS, COMPILER FLAGS AND LIBRARIES.
Compiler Compiler flags Libraries
HPCG
A64FX Fujitsu 1.2.24 -Nnoclang -O3 -Kfast Fujitsu MPI
ARCHER Intel 17 -O3 Cray MPI
Cirrus Intel 17 -O3 -cxx=icpc -qopt-zmm-usage=high HPE MPI MPI
EPCC NGIO Intel 19 -O3 -cxx=icpc -xCore-AVX512 -qopt-zmm-usage=high Intel MPI
Fulhame GCC 8.2 -O3 -ffast-math -funroll-loops -std=c++11 -ffp-contract=fast -mcpu=native OpenMPI
minikab
A64FX Fujitsu 1.2.25
-O3 -Kopenmp -Kfast -KA64FX -KSVE -KARMV8 3 A
-Kassume=noshortloop -Kassume=memory bandwidth
-Kassume=notime saving compilation
Fujitsu MPI
EPCC NGIO Intel 19 -O3 -warn all Intel MPI library
Fulhame Arm Clang 20 -O3 -armpl -mcpu=native -fopenmp OpenMPIArmPL
nekbone
A64FX Fujitsu 1.2.24
-CcdRR8 -Cpp -Fixed -O3 -Kfast -KA64FX -KSVE -KARMV8 3 A
-Kassume=noshortloop -Kassume=memory bandwidth
-Kassume=notime saving compilation
Fujitsu MPI
ARCHER GCC 6.3 -fdefault-real-8 -O3 Cray MPICH2 library 7.5.5
EPCC NGIO Intel 19.03 -fdefault-real-8 -O3 Intel MPI 19.3
Fulhame GNU 8.2 -fdefault-real-8 -O3 OpenMPI 4.0.2
CASTEP
A64FX Fujitsu 1.2.24 -O3
Fujitsu MPI
Fujitsu SSL2
FFTW 3.3.3
ARCHER GCC 6.2 -fconvert=big-endian -fno-realloc-lhs -fopenmp -fPIC-O3 -funroll-loops -ftree-loop-distribution -g -fbacktrace
Cray MPICH2 library 7.5.5
Intel MKL 17.0.0.098
FFTW 3.3.4.11
Cirrus Intel 17 -O3 -debug minimal -traceback -xHost
SGI MPT 2.16
Intel MKL 17.
FFTW 3.3.5
EPCC NGIO Intel 17 -O3 -debug minimal -traceback -xHost
Intel MPI library 17.4
Intel MKL 17.4
FFTW 3.3.3
Fulhame GCC 8.2 -fconvert=big-endian -fno-realloc-lhs -fopenmp -fPIC-O3 -funroll-loops -ftree-loop-distribution -g -fbacktrace
HPE MPT MPI library (v2.20)
ARM Performance Libraries 19.0.0
FFTW 3.3.8
COSA
A64FX Fujitsu 1.2.24
-X9 -Fwide -Cfpp -Cpp -m64 -Ad -O3 -Kfast
-KA64FX -KSVE -KARMV8 3 A
-Kassume=noshortloop -Kassume=memory bandwidth
-Kassume=notime saving compilation
Fujitsu MPI
Fujitsu SSL2
FFTW 3.3.3
ARCHER GNU 7.2 -g -fdefault-double-8 -fdefault-real-8 -fcray-pointer-ftree-vectorize -O3 -ffixed-line-length-132
Cray MPI library (v7.5.5)
Cray LibSci (v16.11.1)
Cirrus GNU 8.2 -g -fdefault-double-8 -fdefault-real-8 -fcray-pointer-ftree-vectorize -O3 -ffixed-line-length-132
SGI MPT 2.16
Intel MKL 17.0.2.174
EPCC NGIO Intel 18 -g -fdefault-double-8 -fdefault-real-8 -fcray-pointer-ftree-vectorize -O3 -ffixed-line-length-132
Intel MPI
Intel MKL 18
Fulhame GNU 8.2 -g -fdefault-double-8 -fdefault-real-8 -fcray-pointer-ftree-vectorize -O3 -ffixed-line-length-132
HPE MPT MPI library (v2.20)
ARM Performance Libraries (v19.0.0)
OpenSBLI
ARCHER Cray Compiler v8.5.8 -O3 -hgnu Cray MPICH2 (v7.5.2)HDF5 (v1.10.0.1)
Cirrus Intel 17.0.2.174 -O3 -ipo -restrict -fno-alias SGI MPT 2.16HDF5 1.10.1
EPCC NGIO Intel 17.4 -O3 -ipo -restrict -fno-alias Intel MPI 17.4HDF5 1.10.1
Fulhame Arm Clang 19.0.0 -O3 -std=c99 -fPIC -Wall OpenMPI 4.0.0HDF5 1.10.4
TABLE III
SINGLE NODE HPCG PERFORMANCE.
System Performance % of Theoretical
(GFLOP/s) Peak Performance
A64FX 38.26 1.1
ARCHER 15.65 3.0
Cirrus 17.27 1.4
EPCC NGIO (unoptimised) 26.16 1.4
EPCC NGIO (optimised) 37.61 2.0
Fulhame (unoptimised) 23.58 2.0
Fulhame (optimised) 33.80 3.0
TABLE IV
MULTIPLE NODE HPCG PERFORMANCE (GFLOP/S).
System 1 node 2 nodes 4 nodes 8 nodes
A64FX 38.26 78.94 157.46 313.50
ARCHER 15.65 26.25 55.63 110.52
Cirrus 17.27 34.26 68.44 136.06
EPCC NGIO (optimised) 37.61 73.90 147.94 292.60
Fulhame (optimised) 33.80 67.68 133.29 261.32
We also investigate the impact of different process-thread
configurations for this benchmark. Our experiments, presented
in Figure 1, confirm that using 1 process per CMG with 12
OpenMP threads per process gives the best performance for
minikab. We compare a wide range of run configurations for
2 nodes for increasing numbers of cores used. The largest
plain MPI configuration able to fit into the available memory
is 48 MPI processes, i.e. under-populating the nodes by half.
Unsurprisingly, the best performance is achieved when using
all the cores, and out of the five options tested, using 8 MPI
processes, each with 12 OpenMP threads, is fastest.
Figure 2 compares the scaling behaviour of the default setup
of minikab on A64FX and Fulhame. On Fulhame, using plain
MPI gives the best performance, and as memory limitations
are not a concern on that system, we populated the nodes fully
with MPI processes. As shown earlier, memory constraints on
the A64FX mean that it is not possible to use fully populated
Fig. 1. Comparing the solver runtimes and GFLOP/s for different execution
setups (plain MPI and mixed-mode MPI with OpenMP) on 2 A64FX nodes
for increasing core counts. Note that the GFLOP/s are as reported by the
Fujitsu profiler for the entire execution, and therefore include the setup phase,
whereas the runtimes are for the solver only. In particular for higher MPI
process counts, GFLOP/s may be high even though the runtime is also high.
TABLE V
SINGLE CODE MINIKAB PERFORMANCE (RUNTIME IN SECONDS)
CPU Runtime (s)
A64FX 1182
EPCC NGIO 1269
Fulhame 2415
Fig. 2. Performance of minikab with Benchmark1 on ThunderX2 (Fulhame)
and A64FX. Using up to 6 nodes on Fulhame and 8 on A64FX (strong
scaling).
nodes with a plain MPI configuration here. We therefore use
the best performing setup in both cases as a comparison. The
Fulhame results are for 1 to 6 nodes (64-384 cores) and the
A64FX results are for 2 to 8 nodes (96-384 cores); three of
the datapoints (192, 320 and 384 cores) match between the
two systems.
We can see that the A64FX system outperforms Fulhame
across the range of core counts, albeits with different numbers
of nodes (i.e. on Fulhame 192 cores is 3 nodes, but 4 nodes on
the A64FX). Even comparing node to node performance the
A64FX is still significantly faster, although it does not scale
as well as the Fulhame system.
B. Nekbone
The Nekbone mini-app benchmark captures the basic struc-
ture the Nek5000 application, which is a high order, incom-
pressible NS solver based on the spectral element method.
Nekbone solves a standard Poisson equation using a conjugate
gradient iterative method with a simple preconditioner on a
block or linear geometry. As a mini-app Nekbone represents
the principal computational kernel of Nek5000, to enable ex-
ploration of the essential elements of the algorithmic features
that are pertinent to Nek5000.
The solution phase consists of conjugate gradient iterations
that call the main computational kernel, which accounts for
over 75% of the runtime. This kernel, ax, performs a matrix
vector multiplication operation in an element-by-element fash-
ion. Overall each iteration of the solver involves vector oper-
ations, matrix-matrix multiply operations, nearest-neighbour
communication, and MPI Allreduce operations. The linear
algebra operations are performed on an element by element
basis, with each element consisting of a specific polynomial
TABLE VI
NODE PERFORMANCE OF NEKBONE ACROSS NUMEROUS SYSTEMS
System Coresused GFLOP/s
Ratio
to A64FX
GFLOP/s
fast math
Ratio
to A64FX
A64FX 48 175.74 1.00 312.34 1.00
EPCC NGIO 48 127.19 0.72 90.37 0.29
Fulhame 64 121.63 0.69 132.65 0.42
ARCHER 24 66.55 0.40 68.22 0.21
order configuration (for the tests executed here we use 16
by 16 by 16). This represents a challenging computational
pattern, as relatively small vector and matrix-matrix multiply
operations are performed on each element, rather than a single
much larger operation which libraries such as BLAS are often
optimised for. Furthermore, different aspects of the kernel are
bound by different limits, for instance some parts of the kernel
are memory bound, whereas others are compute bound. This
therefore makes it a very interesting study, exploring not only
the benefits that the floating point performance of the A64FX
can provide, but also whether the higher memory bandwidth
can deliver benefit too.
The benchmarks are undertaken using a weak scaling
methodology and leverage the largest test-case in the Nekbone
repository. This corresponds to a system comprising of 200
local elements, each 16 by 16 by 16 polynomial order. Unless
otherwise stated, all compilation is performed at O3, with
additional architectural specific flags for optimal performance.
All results reported are averaged over three runs.
1) Node performance: Table VI illustrates the performance
in GFLOP/s of the Nekbone weak scaling experiment run
across nodes of different machines which represent numerous
architectures. Furthermore, we saw a significant performance
improvement on the A64FX by compiling with -Kfast, and are
denoting this as fast math in the table, similar to -ffast-math
with GCC. It can be seen that using the -Kfast flag very signif-
icantly improves the performance on the A64FX, but similar
compiler flags do not significantly improve performance on
other architectures.
The table demonstrates the A64FX is outperforming all
other technologies, but crucially it is the improvement memory
bandwidth of this chip that makes the difference here. Fur-
thermore, with fast maths enabled the A64FX is likely able to
keep the FPUs busy with data, whilst the other technologies
are not and hence likely stalling on memory access. For
comparison, with a similar sized number of elements, Nekbone
performance experiments explored in [15] demonstrate ap-
proximately 200 GFLOP/s on a P100 GPU, and 300 GFLOP/s
on a V100 GPU. Therefore at 312 GFLOP/s Nekbone on the
A64FX with fast maths enabled is competitive against runs
on a GPU, significantly outperforming a P100 and marginally
faster than a V100. The -Kfast flag is critical here, without it
the performance delivered by the A64FX falls short of both
GPU technologies.
Figure 3 illustrates the performance in MFLOPs on a single
Fig. 3. Single node scaling across number of cores of a processor (one MPI
processes per core)
node of the different machines across core counts in log scale.
It can be seen that the Arm technologies, both the A64FX and
ThunderX2 are scaling much better at higher core counts than
the Intel technologies, and this in part makes the difference to
performance. One can also see that the high core count of the
ThunderX2 is a crucial factor here, as at 24 cores it performs
comparable to the Ivy Bridge CPUs in ARCHER.
More generally, it is also interesting that the Ivy Bridge
in ARCHER performs very well initially, competitive with
the Cascade Lake, but then experiences a significant relative
performance decrease beyond four cores.
2) Scaling across nodes: We ran some small inter-node
scaling experiments of up to 16 nodes, across the A64FX
system, Fulhame and ARCHER. This is interesting for com-
parison, as Fulhame contains Mellanox EDR IB using a non-
blocking fat tree topology, ARCHER is Cray’s Dragonfly
topology via the Aries interconnect, and the A64FX uses the
TofuD network. In all experiments nodes are fully populated,
i.e. 48 processes per node on the A64FX, 64 on Fulhame, and
24 on ARCHER.
Table VII illustrates the inter-node parallel efficiency scaling
(defined as the speed up divided by the number of nodes).
Nekbone is known to scale well, so it is not surprising that
the PEs are so high, although the Infiniband of Fulhame does
seem to provide slightly higher performance compared to the
other two systems. However this is a simple test, and we have
not yet explored the options with the different topologies of
the TofuD interconnect (relying simply on the defaults). As
such a larger and more challenging test would be instructive,
to explore the performance properties of the interconnect more
fully.
VII. APPLICATIONS
Whilst benchmarks and mini-apps are important for charac-
terising and exploring performance for HPC systems, usability
issues and overall system performance evaluation requires run-
ning fully functional applications. Therefore, we benchmark
using three commonly used HPC applications, two focusing
TABLE VII
INTER-NODE PARALLEL EFFICIENCY ACROSS MACHINES
Node count A64FX PE Fulhame PE ARCHER PE
2 0.99 0.99 0.98
4 0.97 0.99 0.98
8 0.97 0.97 0.97
16 0.96 0.98 0.97
TABLE VIII
COSA: PROCESSES PER NODE FOR EACH SYSTEM BENCHMARKED
A64FX ARCHER Cirrus Fulhame EPCCNGIO
Processes
per node 48 24 36 64 48
on computational fluid dynamics (COSA and OpenSBLI) and
one on materials science (CASTEP). This section outlines
those applications and the performance experienced across the
systems benchmarked.
A. COSA
COSA [16] is a CFD application that supports steady,
time-domain (TD), and frequency-domain (harmonic balance
or HB) solvers, implementing the numerical solution of the
NS equations using a finite volume space-discretisation and
multigrid (MG) integration. It is implemented in Fortran and
has been parallelised using MPI, with each MPI process
working on a set of grid blocks (geometric partitions) of the
simulation. COSA has been shown to exhibit good parallel
scaling to large numbers of MPI processes with a sufficiently
large test case [17].
1) Test Case: The benchmark we used to test the perfor-
mance of COSA on the A64FX system was a HB test case
with 4 harmonics and a grid composed of 800 blocks, making
a total simulation domain of 3, 690, 218 grid cells. This was
chosen because it fits into approximately 60GB of memory,
making it ideal for testing the scaling across a range of nodes
on the system. To enable efficient benchmarking the simulation
was only run for 100 iterations, a significantly smaller number
of iterations than a production run would typically use but
enough to evaluate performance sensibly.
2) Configuration: Writing output data to storage can be a
significant overhead in COSA, especially for simulations using
small numbers of iterations therefore I/O output is disabled to
ensure variations in the I/O hardware of the platforms being
benchmarked do not affect the performance results collected.
The benchmark was run with a single MPI process per core,
and all the cores in the node utilised. Table VIII outlines the
cores used per node for the systems benchmarked.
The number of processes used does impact the efficiency
of the domain decomposition employed in the application,
with best performance exhibited when the number of available
decomposition blocks (800 for the test case presented here)
exactly divides by the number of processes used. Furthermore,
scaling up to all 800 blocks (i.e. using 800 processes) may also
Fig. 4. COSA performance across a range of nodes counts (strong scaling)
introduce some inefficiencies for a small test case such as the
one used here, as individual processes may not have enough
work to do for optimal performance.
3) Results: Figure 4 presents the results of running the
benchmark (strong scaling) across a range of node counts
for the systems under consideration. Each benchmark was
run three times and the average runtime is presented. The
benchmark would not fit on a single A64FX node, so the
A64FX results start from two nodes. We can see from the
graph that the A64FX consistently outperforms the other
systems, all the way up to 16 nodes, where performance is
overtaken by Fulhame (the ThunderX2 based system). It is
worth taking into account the number of MPI processes used
on each system, and the number of blocks in the simulation.
There are 800 blocks in the simulation, meaning at most
800 MPI processes can be active. However, on Fulhame,
using 16 nodes the simulation is using 1024 MPI processes,
meaning some of the nodes aren’t actually undertaking work.
For Fulhame only 13 of the nodes are being used, whereas
for all the other systems all 16 nodes are active. Furthermore,
the number of processes used impacts the load balance, as the
data decomposition distributes blocks to processes. Therefore,
using 16 nodes on the A64FX will mean there are 800 blocks
to be distributed amongst 768 processes, leaving 32 processes
with 2 blocks and the rest with 1 block each. This load
imbalance, along with the reduced number of nodes required
on Fulhame which minimises the amount of off node MPI
communication, is likely to contribute to Fulhame being faster
at the highest node count.
B. CASTEP
CASTEP [18], [19], [20], [21] is a leading code for calcu-
lating the properties of materials from first principles. Using
density functional theory, it can simulate a wide range of ma-
terials proprieties including energetics, structure at the atomic
level, vibrational properties, electronic response properties etc.
In particular it has a wide range of spectroscopic features
Fig. 5. Single node CASTEP TiN benchmark performance as a function of
core count.
that link directly to experiment, such as infra-red and Raman
spectroscopies, NMR, and core level spectra.
In this benchmarking we used CASTEP release 18.1.0.
CASTEP requires a high-performance FFT library to function.
This is usually provided by FFTW3 or Intel MKL. Fujitsu
kindly provided their early development version of FFTW3 for
the A64FX platform. CASTEP also requires high-performance
BLAS/LAPACK numerical libraries. We used the Fujitsu
SSL2 libraries to provide these functions on the A64FX, MKL
on the Intel based systems, and the Arm Performance Libraries
(Armpl) on the ThunderX2 system.
1) Results: The TiN CASTEP benchmark was run on the
different systems with a variety of core counts up to 1 full
node and then at various process and thread combinations to
use all cores on a node. Note that the benchmark can only be
run with total core counts that are either a factor or multiple of
8. This means that on Cirrus, with a core count of 36 cores per
node, we cannot use all cores on a node or socket. Instead,
we use the number of cores closest to the number of cores
available (32 cores for a full node, 16 cores for a socket).
For other systems, this means that some combinations of MPI
process counts and OpenMP thread counts are impossible. In
the majority of combinations we have run the benchmark a
minimum of three times and used the best performance from
the set of results in each case for comparisons.
Figure 5 shows the performance of CASTEP for the TiN
benchmark on 1 node for the test systems. On all systems,
the best performance was achieved using MPI only, with no
OpenMP threading.
We can see that the highest absolute single node perfor-
mance is seen on the EPCC NGIO system with the lowest
absolute performance on a single node see on the ARCHER
system. Table IX below shows the performance of the best
full-node benchmark runs for each system and the ratio of
this performance to the A64FX system.
The A64FX processor is performing well, providing faster
solutions than the ThunderX2 processor, even with lower core
counts. However, it is not quite matching the performance of
the Intel Cascade Lake processors. As we were working with
early versions of FFT libraries, and have yet to attempt A64FX
specific optimisations on CASTEP it is likely this performance
TABLE IX
CASTEP TIN BENCHMARK: BEST SINGLE NODE PERFORMANCE
COMPARISON
System Cores used Perf. Ratio to
(SCF cycles/s) A64FX
A64FX 48 0.145 1.00
ARCHER 24 0.074 0.51
EPCC NGIO 48 0.184 1.27
Cirrus 32 0.125 0.86
Fulhame 64 0.141 0.97
could be improved, but it is evident that the A64FX processor
is competitive in terms of performance for CASTEP.
C. OpenSBLI
OpenSBLI is a Python-based modelling framework that is
capable of expanding a set of differential equations written
in Einstein notation, and automatically generating C code
that performs the finite difference approximation to obtain a
solution. This C code is then targeted with the OPS library
towards specific hardware backends, such as MPI/OpenMP
for execution on CPUs, and CUDA/OpenCL for execution on
GPUs.
The main focus of OpenSBLI is on the solution of the com-
pressible NS equations with application to shock-boundary
layer interactions (SBLI). However, in principle, any set of
equations that can be written in Einstein notation can be solve
with this framework.
1) Test Case: The benchmark test case setup using OpenS-
BLI is the Taylor-Green vortex problem in a cubic domain
of length 2pi. For this study, we have investigated the strong
scaling properties for the benchmark on grids of sizes 64 ×
64 × 64. This is smaller than would normally be run as a
benchmark (512 × 512 × 512 and 1024 × 1024 × 1024 are
common benchmark sizes) but the size is chosen to allow
comparisons between single nodes of different architectures
as larger benchmarks will not fit into the 32GB available on
the A64FX. This benchmark was configured to target pure
MPI parallelism and performs minimal I/O.
2) Results: We can see from the results presented in Ta-
ble X that the A64FX underperforms the other systems, being
around 3x and 2x slower than the fastest system (Fulhame).
The EPCC NGIO and Fulhame systems present very similar
performance, even though they have different characteristics
(i.e. EPCC NGIO only has 48 cores and has lower overall
memory bandwidth than Fulhame but higher vectorisation
capability). For the results presented each test was run three
times and the average value is used. There was no significant
variations in performance between the individual runs on each
system.
Some initial analysis of OpenSBLI using profiling tools on
the A64FX system has shown a large amount of time being
spent in both instruction fetch waits and integer cache loads
at the L2 cache level. Whilst further investigation is required,
and comparative profiling across the range of systems, there
TABLE X
OPENSBLI PERFORMANCE (TOTAL RUNTIME IN SECONDS)
System 1 Node 2 Nodes 4 Nodes 8 Nodes
A64FX 3.44 1.89 1.04 0.69
Cirrus 1.90 0.93 0.53 0.35
EPCC NGIO 1.18 0.75 0.46 0.31
Fulhame 1.17 0.74 0.65 0.28
is definitely some evidence of potential to optimise this per-
formance with code source code modifications for OpenSBLI.
VIII. CONCLUSIONS
We have successfully ported a range of applications and
benchmarks to the A64FX processor with minimal effort
and no code changes required. This demonstrates the high
level of readiness for users of the overall system platform
surrounding the A64FX. We have also demonstrated extremely
good performance for the A64FX processor for a range of
applications, including outperforming other Arm processors
and top of the range Intel processors.
However, not all applications exhibit the same performance
characterstics on the A64FX processor, with a number of the
benchmarks we undertook presenting slightly worse perfor-
mance, and one benchmark (OpenSBLI) presenting signifi-
cantly worse performance. When considering this it should be
remembered that we have not yet attempted to optimise any
of these benchmarks on the target system, aside from using
the provided compilers and associated libraries. Indeed, the
HPCG results demonstrate that on a range of systems there
are significant performance benefits that can be achieved by
optimising applications for the target architecture. Therefore,
we can see that the A64FX processor and computers built with
the A64FX technology offer the potential for very significant
performance for computational simulation applications.
The benchmarking and evaluation process demonstrated the
maturity of the software platform around the A64FX processor
(i.e. the compilers, libraries, and batch system). However, it did
also highlight that some applications and application domains
may struggle with the small amount of memory available on
the A64FX-based nodes. This may require work to further
parallelise applications, or improve the parallel performance,
to exploit additional compute nodes to get sufficient memory
for the applications to operate. The Fujitsu maths libraries
(SSL2) have been shown to be easy replacements for the
Intel MKL and Arm performance libraries for some of the
applications we have considered in this paper, but not for
all requirements we encountered (i.e. FFTW for CASTEP).
Therefore, some further work on optimised libraries for the
A64FX system would be beneficial.
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